The DICT Development Group
1 definition found
for MIPS R2000
From The Free On-line Dictionary of Computing (18 March 2015) :
The R2000 design came, in about 1987, from the
Stanford MIPS project, which stood for Microprocessor
without Interlocked Pipeline Stages.
Like the AMD 29000, the R2000 has no condition code
register considering it a potential bottleneck. The
program counter can be read like other registers.
The CPU includes an MMU that can also control a cache, and
the CPU can operate as big-endian or little-endian. There
is a FPU, the R2010.
Versions include the MIPS R3000 and MIPS R4000.
Questions or comments about this site?